I. INTRODUCTION
analyzing this property form the basis of our approach. CMOS technologies move steadily toward finer geometries, which provide higher digital capacity, lower II. MULTI-STEP ADC dynamic power consumption and smaller area, which results in integration of whole systems, or large parts of systems, on A Multi-Step ADCArchitecture the same chip. However, due to technology scaling ICs are
The input signal is sampled by a three-times interleaved becoming more susceptible to variations in process sample-and-hold (S/H), eliminating the need for re-sampling parameters and noise effects like power supply noise and of the signal after each quantization stage. As shown in cross-talk reduced supply voltage and threshold voltage Figure 1 , the S/H splits and buffers the analogue delay line operation. Likewise, imperfection at the manufacturing sampled signal that is then fed to three A/D converters stage, with a raw factory yield between 50-95%, depending (ADCs), namely, the Coarse (4 bits), the Mid (4 bits) and on the maturity of the process technology, silicon area, and the Fine (6 bits). The quantization result of the Coarse A/D extending the use of 193nm lithography for sub-65 nm converter is used to select the references for the mid CMOS technology, where Resolution Enhancement quantization in the next clock phase. The selected references Techniques are no longer sufficient for accurate device are combined with the held input signal in dual-residue definition, significantly impact circuit performance. With amplifier, which is offset calibrated [12] [13] [14] . increased system complexity and reduced access to internal nodes, the task of properly testing these devices is becoming Obtained through monitoring process variations, we employed maximum-likelihood method and adjusted The Mid A/D converter quantizes the output signals of these support vector machine (SVM) classifier [4] [5] , since it mid-residue amplifiers. The outputs from both coarse and simultaneously minimize the classification error and mid A/D converters are combined in order to select proper maximize the geometric margin. Although, in statistics references for the fine quantization. These references are several methods, such as listwise [6] and pairwise [7] combined with the sampled input signal in, also offset calibrated, dual-residue amplifier. the resistors (whose values are extracted from the ladder itself) is fixed using a current mirror. Since the current is When a measured parameter distribution on-chip (Figure 6 ) fixed, the voltage drop between the nodes labeled V1 and V2 is derived, next step is to update high and low limit values is a measurement of the mismatching between the resistors.
by adjusting the support vector machine (SVM) classifier The chosen current mirror topology is reliable enough to By extracting the DLPM circuit from the DUT itself, the method. DLPM circuit accomplishes some desirable properties: i) it is designed to maximize the sensitivity of the circuit to the Let fxQ Rn -R be a discriminant function trained from target parameter to be measured, ii) it matches the physical the data Txy4. The parameters 0 of a posteriori distribution py layout of the extracted device under test, iii) it is small and 0F(yJ(X), 0) of the hidden state y given the value of the stand alone, consumes no power while in off state, and iv) discriminant function fx) are estimated by the maximumthe design of the DLPM is flexible enough to be applied in likelihood method several ways depending on the system-on-chip to which it is added .~~~~~0 = r a lgy,,y f(xj) 0') (2) 0 i=
III. ESTIMAION METHODObtaining optimum estimates through ML method thus
Typical circuit design is based on worst-case process involves two steps: 1) computing the likelihood function; 2) variability conditions to ensure circuit functionality in maximization over the set of all admissible sequences. To various process corners. This has as drawback that the evaluate the contribution of random parameters 0=Qu,~, y), circuit is bigger, is power hungry and it is much more analysis of the likelihood function require computing an difficult to reach the desired specs. Thus, it would be better expectation over the joint statistics of the random parameter to choose simply a more "relaxed" design condition. Even vector, a task that is analytically intractable. Even if the though extensive research [15] [16] [17] [18] has been done to estimate likelihood function can be obtained analytically off line, the various errors in different ADC architectures, use of a however, it is invariably a nonlinear function of 0, which dedicated sensors for analysis of multi-step ADC to estimate makes the maximization step (which must be performed in parameter variations have been negligible. Statistical data real time) computationally infeasible. extracted through the DLPM measurements allows us to characterize current process variability conditions (process 1 0( corners) of certain parameters of interest, enabling the >X (i optimized design environment.~(°°°S @)8 % ( Consider the classical problem of estimating data from the 0.8 C O 0@°°4< vector of observations x,s X, where the hidden state y,Yis= @0 CO0> (1,.,c} ar assumdto be reaizations of rano vau)-riablesk which are independent and identically distributed according 
In such cases, the expectation-maximization (EM) algorithm [9-10,19-22] may provide a solution, albeit iterative (and possibly numerical), to the ML estimation problem. It has been found in most instances that the EM algorithm has the advantage of reliable global convergence, low cost per repetitive single-DLPM measurements are performed to iteration, economy of storage, and ease of programming [19] E-step and M-step, are involved. In the E-step, the EM than measurements of other non matching DLPMs. In other algorithm determines the expectation of log-likelihood of words, the farther the structure from its matching DLPM is, the complete data based on the incomplete data and the the lower the assigned weight is. The estimation of the current parameter 0 parameters based on the EM-algorithm is illustrated in Figures 13-16 . The ground truth model ( Figure 13 ) is a Q(O O(n() = E(log p(X, Y 03) X, 0(n))
Gaussian model with two univariate Gaussian components based on DLPM and Coarse ADC DNL measurements. The In the M-step, the algorithm determines a new parameter plot of the log-likelihood function L(O(t)l Txy) with respect to maximizing Q the number of iterations is visualized in Figure 14 . The EM algorithm makes use of the log-likelihood function for the complete data in a two-step iterative procedure V. CONCLUSIONS which under some conditions converges to the ML estimate given in (1) [9, 22] . At Learning, vol. 20, pp.2713 Learning, vol. 20, pp. -297, 1995 
